3D IC PARTITIONING BY USING FAST FORCE DIRECTED SIMULATED ANNEALING ALGORITHM FOR REDUCING THROUGH-SILICON VIAS

Fullscreen Mode